《SESSION 30 - Domain-Specific Computing and Digital Accelerators.pdf》由会员分享,可在线阅读,更多相关《SESSION 30 - Domain-Specific Computing and Digital Accelerators.pdf(232页珍藏版)》请在三个皮匠报告上搜索。
1、ISSCC 2024SESSION 30Domain-Specific Computing and Digital Accelerators30.1:A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAMand a Localization Solver for Bristle Robot Surveillance 2024 IEEE International Solid-State Circuits Conference1 of 36A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b
2、RRAM and a Localization Solver for Bristle Robot SurveillanceSamuel D.Spetalnick*1,Ashwin Sanjay Lele*1,Brian Crafton1,Muya Chang1,Sigang Ryu1,Jong-Hyeok Yoon2,Zhijian Hao1,Azadeh Ansari1,Win-San Khwa3,Yu-Der Chih4,Meng-Fan Chang3,Arijit Raychowdhury11Georgia Institute of Technology,Atlanta,GA2Daegu
3、 Gyeongbuk Institute of Science and Technology,Daegu,Korea3TSMC Corporate Research,Hsinchu,Taiwan4TSMC Design Technology,Hsinchu,Taiwan*Equally Credited Authors(ECAs)30.1:A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAMand a Localization Solver for Bristle Robot Surveillance 2024 IEEE Interna
4、tional Solid-State Circuits Conference2 of 36Outline Surveillance-on-Chip Task Accelerator DesignVLIW Accelerator Architecture with 10“NMUs”Custom RRAM Macro ImplementationIn-Place-Update Localization Block Measurement Results Conclusion30.1:A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAMand
5、 a Localization Solver for Bristle Robot Surveillance 2024 IEEE International Solid-State Circuits Conference3 of 36Outline Surveillance-on-Chip Task Accelerator DesignVLIW Accelerator Architecture with 10“NMUs”Custom RRAM Macro ImplementationIn-Place-Update Localization Block Measurement Results Co
6、nclusion30.1:A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAMand a Localization Solver for Bristle Robot Surveillance 2024 IEEE International Solid-State Circuits Conference4 of 36Surveillance-on-Chip:Robotic Platform Tiny bristle robots use capacitive actuation for high efficiency.Compute mo