当前位置:首页 > 报告详情

Machine Learning Hardware_Considerations and Accelerator Approaches.pdf

上传人: 2*** 编号:155013 2024-02-04 446页 31.08MB

1、ISSCC 2024Short CourseMachine Learning Hardware:Considerations and Accelerator Approaches 2024 IEEE International Solid-State Circuits ConferenceIntroduction to Machine Learning Applications andHardware-Aware OptimizationsRangharajan VenkatesanNVIDIA CorporationFebruary 2024ISSCC 2024 Short CourseCo

2、ntact Infoemail:Machine learning hardware:considerations and accelerator approaches1 of 89 2024 IEEE International Solid-State Circuits ConferenceOutlineIntroduction to machine learning and deep neural networksTrends and challenges in hardware designApproaches to scaling single-chip performanceQuant

3、izationSparsityScaling beyond single chip with package-level integrationEfficient communication architectureExploiting parallelismISSCC 2024 Short CourseMachine learning hardware:considerations and accelerator approaches2 of 89 2024 IEEE International Solid-State Circuits ConferenceArtificial Intell

4、igence(AI)Artificial Intelligence:“The science and engineering of creating intelligent machines”-John McCarthy,1956ISSCC 2024 Short CourseArtificial IntelligenceMachine learning hardware:considerations and accelerator approaches3 of 89 2024 IEEE International Solid-State Circuits ConferenceMachine L

5、earning(ML)Machine Learning:“Field of study that gives computers the ability to learn without being explicitly programmed.”-Arthur Samuel,1959ISSCC 2024 Short CourseArtificial IntelligenceMachine LearningMachine learning hardware:considerations and accelerator approaches4 of 89 2024 IEEE Internation

6、al Solid-State Circuits ConferenceDeep learning(aka Deep neural networks)Deep Learning:“Seek to exploit the unknown structure in the input distribution in order to discover good representations,often at multiple levels.”-Yoshua Bengio,2012ISSCC 2024 Short CourseArtificial IntelligenceMachine Learnin

word格式文档无特别注明外均可编辑修改,预览文件经过压缩,下载原文更清晰!
三个皮匠报告文库所有资源均是客户上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作商用。
本文主要介绍了机器学习硬件加速器的设计方法,包括在内存计算架构、边缘和移动环境下的应用。文中首先介绍了机器学习硬件的发展背景和趋势,包括深度神经网络和大型语言模型的应用需求。接着,文章详细讨论了在内存计算架构中的设计空间,包括数据表示、算术分解、计算模型和位细胞架构等。此外,文章还探讨了如何通过算法优化和多核处理器来提高机器学习硬件的效率。最后,文章总结了机器学习硬件加速器设计的关键挑战和未来发展方向。
深度学习硬件加速器如何提高能效? 边缘计算中如何实现高效的机器学习? 混合精度训练对深度神经网络有何影响?
客服
商务合作
小程序
服务号
折叠