当前位置:首页 > 报告详情

DCON26_PAPER_Track03_OptimizingHostOutputTP1aEqualizationSignalTuningforLinearOpticalLinksin106112GbLinearP_191_14.pdf

上传人: 明**** 编号:1195384 2026-04-16 23页 1.58MB

1、 Optimizing Host Output(TP1a)Equalization and Signal Tuning for Linear Optical Links in 106/112 Gb Linear Pluggable Optics Systems Hsinho Wu,Altera Mike Li,Altera Masashi Shimanouchi,Altera John DiCosoloa,Altera Abstract The adoption of 106/112 Gb linear optical interfacescommonly referred to as LPO

2、(Linear Pluggable Optics)is rapidly growing in data center and AI/ML applications due to their reduced power and latency compared to DSP-based architectures.In these systems,host transmitter performance is critically evaluated at a standards-defined test point known as TP1a,which captures the electr

3、ical signal quality at the host output delivered to the optical module.Beyond compliance,TP1a serves as the focal point for tuning transmitter equalization and amplitude to optimize system-level Symbol/Bit Error Rate(SER/BER).This paper presents a TP1a-centered optimization approach that adjusts FIR

4、 equalizer tap weights and output swing in production-grade 106 Gb transmitters with 3 pre-taps and 4 post-taps.The method remains compatible with the 2-post-tap reference model in the OIF-CEI-112G-LINEAR specification.Using real-world host PCBs and LPO-compliant optical modules,we validate the algo

5、rithms impact on compliance metrics such as EECQ,VMA,and Ceeq,and investigate cross-vendor module sensitivities to input electrical swing.Our findings demonstrate that TP1a tuning plays a decisive role in achieving target SER/BER levels and ensuring robust LPO system performance,while laying the gro

6、undwork for 212/224 Gb link designs under development.Author(s)Biography Dr.Hsinho Wu is a Principal Engineer at Altera Corporation.He presently works on high-speed communication systems IPs.His development and research interests include signal integrity,clock and data recovery,equalizations,device

word格式文档无特别注明外均可编辑修改,预览文件经过压缩,下载原文更清晰!
三个皮匠报告文库所有资源均是客户上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作商用。
1. **LPO系统优化核心**:针对106/112Gb线性可插拔光模块(LPO),通过优化主机输出测试点TP1a的FIR均衡器抽头权重和输出摆幅,提升系统SER/BER性能。 2. **关键合规指标**:TP1a需满足VMA(电压调制幅度)、EECQ(PAM4眼闭合度)和Ceeq(噪声增强系数),实验显示优化后VMA=184.21mV、EECQ=1.45dB、Ceeq=0.19dB,符合100G-DR-LPO标准。 3. **主机TX调优**:Agilex 7 FPGA的TX FFE配置为[0, 0.5, -3, 14.5, -3, -0.25, 0, 0],输出摆幅510mVpp,实验室验证预FEC BER达10⁻⁷~10⁻⁸。 4. **跨厂商差异**:不同LPO模块对输入摆幅敏感(约500mVpp),需厂商感知调优;默认设置性能不足,需主动优化。 5. **未来方向**:方法扩展至212/224Gb LPO,TP1a参考接收器升级为15-tap FFE,支持更高插入损耗(22dB)。
**LPO如何优化?** **TP1a测试关键点?** **LPO模块差异影响?**
客服
商务合作
小程序
服务号
折叠