当前位置:首页 > 报告详情

利用层状 DSA 进行多排引导模板通孔制造.pdf

上传人: 芦苇 编号:651829 2025-05-01 32页 459.10KB

1、Via Fabrication with Multi-Row Guiding Templates Using Lamellar DSAThe Electronic Design Automation LaboratoryDepartment of Electrical Engineering National Taiwan University of Science and TechnologyTaipei 106,Taiwan1Presenter:Yun-Na TsaiAdvisor:Shao-Yun FangJanuary 23,2025OutlineIntroductionOur App

2、roachesExperimental ResultsConclusion2Lamellar DSALamellar Directed Self-Assembly(Lamellar DSA)An advanced process for via layer fabrication3M1 routing wireM2 routing wireViaGuiding templateBCPSingle-row templateDouble-row templateSingle-row templateDouble-row templateIntroductionDesign ConstraintsL

3、imited template shapesSingle-row templates:1 x nDouble-row templates:2 x nShort template1 x 1 single-row template2 x 3 double-row template4Mask conflictLayout decomposabilityBCP violationCircuit functionalityOutline5IntroductionOur ApproachesExperimental ResultsConclusionThe proposed ILP flow6Input

4、layoutTemplate enumerationTemplate conflict graph constructionILP-based methodVia guiding template resultTemplate EnumerationGiven a via layout,construct a grid-based data structure(map)Vias locationWire distribution(lower metal layer&upper metal layer)Stop point:a grid point generating a BCP violat

5、ion if it overlaps with a templateSingle-row template1 1(short template)1 31 nDouble-row template2 3(short template)2 42 n7The Proposed ILP Flow8Input layoutTemplate enumerationTemplate conflict graph constructionILP-based methodVia guiding template resultTemplate Conflict Graph ConstructionMask con

6、flict area of each templateSame-mask conflict areaDifferent-mask conflict area9T1T1T1T1T1T1T1T1T1T1T1T1T1T1T1M1 routing wireM2 routing wireViaGuiding templateDifferent mask conflictSame mask conflictT1T3T2T1T1T1T1T1T1T1T1T1T1T1T1T1T1T1T1Stop pointT1Template Conflict Graph Construction10T1T2T3Same ma

word格式文档无特别注明外均可编辑修改,预览文件经过压缩,下载原文更清晰!
三个皮匠报告文库所有资源均是客户上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作商用。
本文主要研究了多行引导模板在层状自组装(Lamellar DSA)中的设计方法,以优化via层制造过程。作者考虑了设计约束,如模板形状限制、掩模冲突和BCP违规等问题,并提出了两种方法:一种是基于整数线性规划(ILP)的最优方法,另一种是启发式方法,以提高运行速度并找到近似最优解。实验结果显示,作者的方法在via数量、未解决via数量、组件数量和CPU时间等方面,与现有技术相比具有优势。例如,在mgc_des_perf_1_routed案例中,作者的ILP方法相较于原始布局减少了274,272个via,而启发式方法减少了91,683个via。此外,作者的方法在处理复杂案例时也表现出较高的效率和准确性。
"多行引导模板如何优化设计?" "如何通过ILP方法提高Via的利用率?" "引导模板冲突图是如何构建的?"
客服
商务合作
小程序
服务号
折叠