10-Semidynamics-RISCV-Summit-China-Atrevido.pdf

《10-Semidynamics-RISCV-Summit-China-Atrevido.pdf》由会员分享，可在线阅读，更多相关《10-Semidynamics-RISCV-Summit-China-Atrevido.pdf（16页珍藏版）》请在三个皮匠报告上搜索。

1、Tailor-Made High Performance RISCV64 IPIn OrderCoreOOO CoreOOO Vector UnitAbout SemidynamicsSemidynamics is a European supplier of RISC-V IP cores,specializing in customization of high bandwidth high performance cores with vector units for tailored projectsExperts in open core surgeryBarcelonaSan Jo

2、se CAShenzhenSeoulOur RISC-V Core IP FamiliesAtrevido2,3 or 4-wide out-of-orderRISCV64GCV AXI and CHIAvispado2-wide in-orderRISCV64GCV AXI and CHIWorlds first,fully customizable,64-bit RISC-V cores for ultra fast,big memory applications,optimized for a companion RISC-V vector unitUnique tailor-made

3、PPA solutions include customers secret sauce for product differentiation and IP protection.Whats special about our RISC-V Cores?We fully customize each core to the customers precise application needsWe can include unique customer features in a few weeksFastest cores on the market for moving big data

4、Gazzillion turbo-charges memory retrievalProcess agnostic already done 5nmSupport for OOO RISC-V Vector UnitAvispado 22364b RISC-V CoreMid-Range Performance In-order executionUser,Supervisor and Machine privilege levelsHypervisor available Q4Linux-Ready memory subsystemMemory Management Unit(MMU)Sup

5、ports SV39/48/57Coherent caches with ECC,ParityHardware support for unaligned accessesHardware support for AtomicsPMP Regions(0 to 16)AXI4 or AMBA CHI.B compliant interfaceAdvanced Debug CapabilitiesRISC-V debug spec compliant interface over JTAGHW/SW Breakpoint supportRISC-V Extensions supported:Ve

6、ctor,Crypto,Bit Manipulation,CMOs,ZifenceiQuad-Core ReadyAvispado 223I-TLBInstruction Cache(4,8,16 or 32KB)DecoderTAGERASBTBDebugALUALUFPUAGUInteger RegsFP RegsD-TLBData Cache(4,8,16 or 32KB)ECCPMUGazzillion UnitMMUSV39/48/57AXI/CHIPARCRYPTO512b8BPMPAXI/CHIAtrevido 32364b RISC-V CoreHigh-End Perform